全球最实用的IT互联网信息网站!

AI人工智能P2P分享&下载搜索网页发布信息网站地图

当前位置:诺佳网 > 电子/半导体 > 通信网络 >

双电压输出数模转换器耗用小功率-Dual, Voltage-

时间:2009-05-08 09:30

人气:

作者:admin

标签: 转换器 

导读:双电压输出数模转换器耗用小功率-Dual, Voltage--The dual, voltage-output DACs shown in the figure below employ a combination of power-conserving tricks to draw less than 20A from a 5V supply. The circuit suits a need for program...
The dual, voltage-output DACs shown in the figure below employ a combination of power-conserving tricks to draw less than 20µA from a 5V supply. The circuit suits a need for programmable voltage generation in slow or static applications, such as the nulling of offsets in a micropower instrument.

Providing two independent 8-bit DACs with voltage outputs and a common reference, this dual-DAC circuit draws less than 20µA from a 5V supply.
Providing two independent 8-bit DACs with voltage outputs and a common reference, this dual-DAC circuit draws less than 20µA from a 5V supply.

Current-output DACs normally waste power by routing the complement of IOUT to ground. The circuit in the figure avoids wasting power by operating each DAC in the reverse voltage-switching mode, in which the reference voltage is applied to the pins normally labeled IOUT.

The OUT pins in this circuit have a constant and relatively low input impedance of 11kΩ. To reduce input currents, the reference voltage is divided by 100 (from 5V to 50mV) and therefore delivers only 5µA to each DAC input. Signal levels are restored by a compensating gain of 100 in each output amplifier. Inexpensive 10MΩ/100kΩ resistor networks are a good choice for the multiple 100:1 attenuators required. Though only 2% accurate, their matching and tracking is much better than that of discrete resistors.

Greater scaling is impractical because of 0.5mV (maximum) offsets in the output amplifiers shown. Amplified by 100, these offsets produce worst-case output errors of ±1% (0.05V). The errors are constant over temperature, but additional error due to drift over a range of 40°C is typically ±½LSB. The micropower output amplifiers shown in the figure were chosen for their low supply current—their typical IDD is only 1µA.

The last requirement for minimizing the overall current drain is to ensure that logic signals applied to the digital inputs of IC1 swing to within 0.2V of each rail. The maximum specified IDD for that condition is 100µA over temperature, but this specification (like most CMOS IDD ratings) is extremely conservative. IDD is negligible for Rail-to-Rail swings but rises dramatically as the swings approach TTL levels.

温馨提示:以上内容整理于网络,仅供参考,如果对您有帮助,留下您的阅读感言吧!
相关阅读
本类排行
相关标签
本类推荐

CPU | 内存 | 硬盘 | 显卡 | 显示器 | 主板 | 电源 | 键鼠 | 网站地图

Copyright © 2025-2035 诺佳网 版权所有 备案号:赣ICP备2025066733号
本站资料均来源互联网收集整理,作品版权归作者所有,如果侵犯了您的版权,请跟我们联系。

关注微信